A 2-V, 1.8-GHz BJT phase-locked loop

Abstract

This paper describes the design of a bipolar junction transistor phase-locked loop (PLL) for Sigma Delta fractional-N frequency-synthesis applications. Implemented in a 0.8-mu m BICMOS technology, the PLL can operate up to 1.8 GHz while consuming 225 mW of power from a single -2-V supply. The entire LC-tuned negative-resistance variable-frequency oscillator is integrated on the same chip. A differential low-voltage current-mode logic circuit configuration is used in most of the PLL's functional blocks to minimize phase jitter and achieve low-voltage operation. The multimodulus frequency divider is designed to support multibit digital modulation. The new phase and frequency detector and loop filter contain only npn transistors and resistors and thus achieve excellent resolution in phase comparison. When phase locked to a 53.4-MHz reference clock, the measured phase noise of the 1.6-GHz output is -91 dBc/Hz at 10-kHz offset, The frequency switching time from 1.677 to 1.797 GHz is 150 mu s. Die size is 4300 x 4000 mu m(2), including the passive loop filter.