完整後設資料紀錄
DC 欄位語言
dc.contributor.author曾暉洸en_US
dc.contributor.authorHui-Kuang Tsengen_US
dc.contributor.author高曜煌en_US
dc.contributor.authorYao-Huang Kaoen_US
dc.date.accessioned2014-12-12T02:30:59Z-
dc.date.available2014-12-12T02:30:59Z-
dc.date.issued2002en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#NT910435075en_US
dc.identifier.urihttp://hdl.handle.net/11536/70609-
dc.description.abstract本論文旨在使用金氧半製程研究一免於受到基底與電源雜訊干擾的高速環路振盪器,利用差動式PMOS架構與偏壓電路可減少基底與電源的影響。基於此改良的環路振盪器進而利用TSMC 0.25微米金氧半製程實現一低雜訊GHz鎖相迴路式振盪器,並進一步設計出一應用於歐規868MHz短距離無線通訊裝置之發射晶片,此發射晶片具備FSK/ASK/FM調變功能,符合EN 300 220-1規範中對於訊號諧波的要求。zh_TW
dc.description.abstractThe purpose of this study is to investigate the high-speed ring oscillator using CMOS process. The phase noise of output signal is often degraded by substrate and source noise. A novel bias circuit with only PMOS device is presented to reduce the influence from substrate and source noise. Accordingly, a GHz PLL based on ring oscillators is developed. And then a transmitter chip based on the phase-locked loop is realized for the European 868MHz short range devices (SRDs). The transmitter chip is featured with FSK/ASK/FM modulation and satisfies the regulation of harmonics under EN 300 220-1 standard. The entire circuit is fabricated using the TSMC 0.25um CMOS process.en_US
dc.language.isozh_TWen_US
dc.subject環路振盪器zh_TW
dc.subject鎖相迴路zh_TW
dc.subject發射晶片zh_TW
dc.subjectring oscillatoren_US
dc.subjectphase-locked loopen_US
dc.subjecttransmitter chipen_US
dc.title無線通訊發射晶片中高速環路振盪器之研究zh_TW
dc.titleStudy on High Speed Ring Oscillators in Transmitter Chip for Wireless Communicationen_US
dc.typeThesisen_US
dc.contributor.department電信工程研究所zh_TW
顯示於類別:畢業論文