標題: Design of mixed-voltage crystal oscillator circuit in low-voltage CMOS technology
作者: Ker, Ming-Dou
Liao, Hung-Tai
電機學院
College of Electrical and Computer Engineering
公開日期: 2007
摘要: In the nanometer-scale CMOS technology, the gate-oxide thickness has been scaled down to support a higher operating speed under a lower power supply (1xVDD). However, the board-level voltage levels could be still in a higher voltage levels (2xVDD, or even more) for compatible to some earlier interface specifications in a microelectronics system. The I/O interface circuits have been designed with consideration on the gate-oxide reliability in such mixed-voltage applications. In this work, a new mixed-voltage crystal oscillator circuit realized with low-vottage CMOS devices is proposed without suffering the gate-oxide reliability issue. The proposed mixed-voltage crystal oscillator circuit, which is one of the key I/O cells in a cell library, has been designed and verified in a 90-nm 1-V CMOS process to serve 1/1.8-V mixed-voltage interface applications.
URI: http://hdl.handle.net/11536/7223
http://dx.doi.org/10.1109/ISCAS.2007.378207
ISBN: 978-1-4244-0920-4
ISSN: 0271-4302
DOI: 10.1109/ISCAS.2007.378207
期刊: 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11
起始頁: 1121
結束頁: 1124
Appears in Collections:Conferences Paper


Files in This Item:

  1. 000251608401098.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.