A 24-GHz CMOS current-mode power amplifier with high PAE and output power

doi:10.1109/ISCAS.2007.378770

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Wu, Chung-Yu	en_US
dc.contributor.author	Hsu, Shun-Wei	en_US
dc.contributor.author	Wang, Wen-Chieh	en_US
dc.date.accessioned	2014-12-08T15:09:32Z	-
dc.date.available	2014-12-08T15:09:32Z	-
dc.date.issued	2007	en_US
dc.identifier.isbn	978-1-4244-0920-4	en_US
dc.identifier.issn	0271-4302	en_US
dc.identifier.uri	http://hdl.handle.net/11536/7290	-
dc.identifier.uri	http://dx.doi.org/10.1109/ISCAS.2007.378770	en_US
dc.description.abstract	A new 24-GHz CMOS current-mode power amplifier in 0.13-mu m CMOS technology is proposed. By using the two-stage cascade current-mirror structure, the power amplifier has a maximum output power of 17.8 dBm, the 0P(1dB) of 13.8 dBm and the power gain of 23 dB under the supply voltage of 1.2V and the total power dissipation of 239 mW. As compared to other PAs at 17 similar to 24 GHz the proposed current-mode PA has the highest power added efficiency (PAE) of 34.6% and the largest output power.	en_US
dc.language.iso	en_US	en_US
dc.title	A 24-GHz CMOS current-mode power amplifier with high PAE and output power	en_US
dc.type	Article	en_US
dc.identifier.doi	10.1109/ISCAS.2007.378770	en_US
dc.identifier.journal	2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11	en_US
dc.citation.spage	2866	en_US
dc.citation.epage	2869	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000251608403169	-
顯示於類別：	會議論文

文件中的檔案：

000251608403169.pdf

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。