標題: | 應用於超寬頻3.1-10.6 GHz低雜訊放大器之設計 Design of an UWB CMOS LNA for 3.1 to 10.6 GHz with RL-feedback |
作者: | 王鴻瑋 Hung-Wei Wang 荊鳳德 Albert Chin 電子研究所 |
關鍵字: | 超寬頻;低雜訊;放大器;UWB;CMOS;LNA;feedback;3.1-10.6 GHz |
公開日期: | 2005 |
摘要: | 本論文研製一個應用於超寬頻3.1-10.6 GHZ的低雜訊放大器是採用電阻-電感回授做輸入匹配,而在輸出端是用current buffer做匹配。本研究是以0.18微米互補式金氧半製程實現。此低雜訊放大器是以三級放大為主架構,第一級為RL-feedback結構,是為了增加頻寬,第二級為傳統的CS結構,可以增加平均順向增益(S21),第三級則是current buffer,主要是在輸出端做匹配。為了能在所應用的頻段內達到相對的平坦增益,在前兩級中利用shunt peaking 的方法去實現。供應電壓VDD為1.8伏特時,整個電路功率消耗約為23.04mW,及包含pad的情況下整個電路大小約為0.776 mm2。本研究的低雜訊放大器所量測的規格,平均順向增益(S21)在3.1-10.6GHz時為6.9dB-4.5dB,逆向隔離(S12)為-33dB以下,S11為-10dB以下,S22約為-16dB以下,而平均雜訊指數約為6dB。 A 3.1-10.6 GHZ low noise amplifier is applied for ultra-wideband, it introduces RL feedback for input matching. And current buffer is used for output matching. This research is fabricated in 0.18-μm CMOS process. Three amplified stages are formed for main topology in low noise amplifier. The first stage introduces RL-feedback configuration, it can improve the bandwidth. The second stage introduces traditional CS configuration, it can improve the average forward S21. The third stage introduces current buffer configuration, it is used for output matching. Relatively flat gain is essential over the entire desired band. The low noise amplifier introduces the shunt peaking to achieve the above purpose. The total power dissipation of the chip is about 29 mW at power supply 1.8 volt. The chip size included pad is 0.776 mm2. The measurement result of this study expect that the average forward S21 is 6.9dB at 3.1-10.6GHz, the reverse isolation S12 is under -33dB, the magnitude of S11 is under -10 dB, the magnitude of S22 is under -16dB, and the noise figure is 6dB. |
URI: | http://140.113.39.130/cdrfb3/record/nctu/#GT009311588 http://hdl.handle.net/11536/78061 |
顯示於類別: | 畢業論文 |