完整後設資料紀錄
DC 欄位語言
dc.contributor.author李漢健en_US
dc.contributor.authorHan-Jian Leeen_US
dc.contributor.author溫瓌岸en_US
dc.contributor.author溫文燊en_US
dc.contributor.authorKuei-Ann Wenen_US
dc.contributor.authorWen-Shen Wuenen_US
dc.date.accessioned2014-12-12T03:02:51Z-
dc.date.available2014-12-12T03:02:51Z-
dc.date.issued2006en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT009411636en_US
dc.identifier.urihttp://hdl.handle.net/11536/80548-
dc.description.abstract本論文主要討論正交相位壓控震盪器的相位誤差,提出共模的方式分析電路中的不匹配所造成的相位誤差,並設計一補償電路以減輕電路中的不匹配所造成的相位誤差。藉由共模相位誤差補償電路,相位誤差與鏡像拒斥比各改善了1.5度及4.7分貝。壓控震盪器的Verilog-A模型亦被建立。當以Verilog-A模型取代實際電路模擬時,時間可節省至1/300zh_TW
dc.description.abstractThis thesis discusses the phase error of QVCO. The phase error of QVCO due to mismatch is analyzed with common-mode model. Efficient compensation circuit is proposed to alleviate the common mode phase error of the QVCO. With the common-mode compensation circuit, the QVCO phase error and image rejection ratio (IRR) are improved about 1.5 degrees and 4.7dB for 2.63GHz carrier frequency, respectively. VCO Behavior model was also built in Verilog-A. Simulation time can be saved by replacing transistor-level circuit with behavioral model (300:1).en_US
dc.language.isozh_TWen_US
dc.subject互補金氧半zh_TW
dc.subject正交相位壓控震盪器zh_TW
dc.subject誤差zh_TW
dc.subject補償zh_TW
dc.subjectCMOSen_US
dc.subjectQuadrature VCOen_US
dc.subjectMismatchen_US
dc.subjectCompensationen_US
dc.title互補金氧半正交相位壓控震盪器設計與誤差補償技術zh_TW
dc.titleDesign of CMOS Quadrature VCO with Mismatch Compensation Techniqueen_US
dc.typeThesisen_US
dc.contributor.department電子研究所zh_TW
顯示於類別:畢業論文


文件中的檔案:

  1. 163601.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。