Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Li, Yiming | en_US |
dc.contributor.author | Lee, Kuo-Fu | en_US |
dc.contributor.author | Lo, I-Hsiu | en_US |
dc.contributor.author | Chiang, Chien-Hshueh | en_US |
dc.contributor.author | Huang, Kuen-Yu | en_US |
dc.date.accessioned | 2014-12-08T15:11:42Z | - |
dc.date.available | 2014-12-08T15:11:42Z | - |
dc.date.issued | 2011-05-01 | en_US |
dc.identifier.issn | 1551-319X | en_US |
dc.identifier.uri | http://dx.doi.org/10.1109/JDT.2010.2102336 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/8972 | - |
dc.description.abstract | For thin-film transistor liquid crystal display (TFT-LCD) panel manufacturing, a gate driver circuit with amorphous silicon TFT plays an important role. In this paper, an amorphous silicon gate (ASG) driver circuit is optimized to improve circuit's dynamic characteristics. The adopted simulation-based evolutionary method integrates genetic algorithm and circuit simulator on the unified optimization framework. The circuit consisting of 14 hydrogenated amorphous silicon TFTs (a-Si: H TFTs) used in a large panel is optimized for the given specifications of the rise time < 1.5 mu s, the fall time < 1.5 mu s, and the ripple voltage < 3 V with minimizing the total layout area. By optimizing the width and passive components of the 14 devices, the results of this study successfully meet the desired specifications, where the sensitivity analysis is further conducted to verify the characteristic variation with respect to the optimized parameters. To validate the results, the optimized circuit is fabricated with 4-mu m a-Si: H TFT process, and the experimental result confirms the practicability of achieved design. The ripple voltage within 2.0 V is successfully obtained while the rise and fall times satisfy the required specifications for the fabricated sample. A 35% reduction of the optimized total devices width of a-Si: H TFTs is achieved. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | Amorphous silicon gate driver circuits (GDCs) | en_US |
dc.subject | dynamic characteristic | en_US |
dc.subject | fabrication | en_US |
dc.subject | fall time | en_US |
dc.subject | genetic algorithm | en_US |
dc.subject | liquid crystal display (LCD) | en_US |
dc.subject | measurement | en_US |
dc.subject | panel manufacturing | en_US |
dc.subject | ripple voltage | en_US |
dc.subject | rise time | en_US |
dc.subject | simulation-based optimization | en_US |
dc.subject | thin-film transistor (TFT) | en_US |
dc.title | Dynamic Characteristic Optimization of 14 a-Si:H TFTs Gate Driver Circuit Using Evolutionary Methodology for Display Panel Manufacturing | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/JDT.2010.2102336 | en_US |
dc.identifier.journal | JOURNAL OF DISPLAY TECHNOLOGY | en_US |
dc.citation.volume | 7 | en_US |
dc.citation.issue | 5 | en_US |
dc.citation.spage | 274 | en_US |
dc.citation.epage | 280 | en_US |
dc.contributor.department | 傳播研究所 | zh_TW |
dc.contributor.department | 電機工程學系 | zh_TW |
dc.contributor.department | Institute of Communication Studies | en_US |
dc.contributor.department | Department of Electrical and Computer Engineering | en_US |
dc.identifier.wosnumber | WOS:000289204500005 | - |
dc.citation.woscount | 2 | - |
Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.