可動態擴充之數位訊號處理核心於系統單晶片內之整合架構研究(III)

Full metadata record

DC Field	Value	Language
dc.contributor.author	鍾崇斌	en_US
dc.contributor.author	CHUNG CHUNG-PING	en_US
dc.date.accessioned	2014-12-13T10:30:42Z	-
dc.date.available	2014-12-13T10:30:42Z	-
dc.date.issued	2005	en_US
dc.identifier.govdoc	NSC94-2213-E009-001	zh_TW
dc.identifier.uri	http://hdl.handle.net/11536/90390	-
dc.identifier.uri	https://www.grb.gov.tw/search/planDetail?id=1136549&docId=217180	en_US
dc.description.sponsorship	行政院國家科學委員會	zh_TW
dc.language.iso	zh_TW	en_US
dc.title	可動態擴充之數位訊號處理核心於系統單晶片內之整合架構研究(III)	zh_TW
dc.title	Study of Integrating a Dynamically Scalable DSP Core in SoC(III)	en_US
dc.type	Plan	en_US
dc.contributor.department	國立交通大學資訊工程學系(所)	zh_TW
Appears in Collections:	Research Plans

Files in This Item:

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.