1. 目前位置：

瀏覽 的方式： 作者 Lee, Xin-Ru

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 8 筆資料，總共 8 筆
公開日期標題作者
2015A 1.31Gb/s, 96.6% Utilization Stochastic Nonbinary LDPC Decoder for Small Cell ApplicationsLee, Xin-Ru; Yang, Chih-Wen; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-2015A 7.92 Gb/s 437.2 mW Stochastic LDPC Decoder Chip for IEEE 802.15.3c ApplicationsLee, Xin-Ru; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-三月-2015An Area-Efficient Relaxed Half-Stochastic Decoding Architecture for Nonbinary LDPC CodesLee, Xin-Ru; Yang, Chih-Wen; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2014Area-efficient TFM-based Stochastic Decoder Design for Non-binary LDPC CodesYang, Chih-Wen; Lee, Xin-Ru; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; 電機工程學系; Department of Electrical and Computer Engineering
2010A Low-Power Radix-4 Viterbi Decoder Based on DCVSPG Pulsed Latch with Sharing TechniqueLee, Xin-Ru; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2012Stochastic Decoding for LDPC Convolutional CodesLee, Xin-Ru; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2009以脈波閂鎖器之存活記憶體單元為基礎之低功率維特比解碼器李欣儒; Lee, Xin-Ru; 李鎮宜; Lee, Chen-Yi; 電子研究所
2015隨機二位元與非二位元低密度同位元檢查碼解碼器之研究李欣儒; Lee, Xin-Ru; 李鎮宜; 張錫嘉; Lee, Chen-Yi; Chang, Hsie-Chia; 電子工程學系 電子研究所
顯示 1 到 8 筆資料，總共 8 筆