1. 目前位置：

瀏覽 的方式： 作者 Lin, Jer-Yi

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 12 筆資料，總共 12 筆
公開日期標題作者
1-七月-2017Comprehensive Analysis on Electrical Characteristics of Pi-Gate Poly-Si Junctionless FETsHsieh, Dong-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng; 電子物理學系; 光電工程學系; Department of Electrophysics; Department of Photonics
2016Fabrication and Characterization of Pi-Gate Poly-Si Junctionless and Inversion Mode Fin-FETs for 3-D IC ApplicationsHsieh, Don-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
十一月-2016High-Performance Pi-Gate Poly-Si Junctionless and Inversion Mode FETHsieh, Dong-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
二月-2017High-performance sidewall damascened tri-gate poly-si TFTs with the strain proximity free technique and stress memorization techniqueHsieh, Dong-Ru; Kuo, Po-Yi; Lin, Jer-Yi; Chen, Yi-Hsuan; Chang, Tien-Shun; Chao, Tien-Sheng; 電子物理學系; 光電工程學系; Department of Electrophysics; Department of Photonics
1-十月-2015Impact of Crystallization Method on Poly-Si Tunnel FETsChen, Yi-Hsuan; Ma, William Cheng-Yu; Lin, Jer-Yi; Lin, Chun-Yen; Hsu, Po-Yang; Huang, Chi-Yuan; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
2015Implantation Free GAA Double Spacer Poly-Si Nanowires Channel Junctionless FETs with Sub-1V Gate Operation and Near Ideal Subthreshold SwingKuo, Po-Yi; Lin, Jer-Yi; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
2016Investigation of Hot Carrier Reliability of Ultrathin Poly-Si Nanobelt Junctionless (UTNB-JL) Transistors on Different Underlying InsulatorsChang, Jen-Hong; Chung, Chun-Chih; Lin, Jer-Yi; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
1-八月-2018Junctionless FETs With a Fin Body for Multi-V-TH and Dynamic Threshold OperationKumar, Malkundi Puttaveerappa Vijay; Lin, Jer-Yi; Kao, Kuo-Hsing; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
1-一月-2018Junctionless Nanosheet (3 nm) Poly-Si TFT: Electrical Characteristics and Superior Positive Gate Bias Stress ReliabilityLin, Jer-Yi; Kumar, Malkundi Puttaveerappa Vijay; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
十二月-2016Junctionless Poly-Si Nanowire Transistors With Low-Temperature Trimming Process for Monolithic 3-D IC ApplicationLin, Jer-Yi; Kuo, Po-Yi; Lin, Ko-Li; Chin, Chun-Chieh; Chao, Tien-Sheng; 電子物理學系; 光電工程學系; Department of Electrophysics; Department of Photonics
1-九月-2018Variable-Channel Junctionless Poly-Si FETs: Demonstration and Investigation With Different Body Doping ConcentrationsLin, Jer-Yi; Tsai, Chan-Yi; Shen, Chiuan-Huei; Chung, Chun-Chih; Kumar, Malkundi Puttaveerappa Vijay; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
1-二月-2018Vertically Stacked Cantilever n-Type Poly-Si Junctionless Nanowire Transistor and Its Series Resistance LimitChung, Chris Chun-Chih; Shen, Chiuan-Huei; Lin, Jer-Yi; Chin, Chun-Chieh; Chao, Tien-Sheng; 電子物理學系; Department of Electrophysics
顯示 1 到 12 筆資料，總共 12 筆