1. 目前位置：

瀏覽 的方式： 作者 Liu, Jen-Chieh

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 11 筆資料，總共 11 筆
公開日期標題作者
一月-2017A 8 Phases 192 MHz Crystal-Less Clock Generator with PVT CalibrationLu, Ting-Chou; Ker, Ming-Dou; Zan, Hsiao-Wen; Liu, Jen-Chieh; Lee, Yu; 電機學院; 電子工程學系及電子研究所; 光電工程學系; College of Electrical and Computer Engineering; Department of Electronics Engineering and Institute of Electronics; Department of Photonics
一月-2017A 8 Phases 192 MHz Crystal-Less Clock Generator with PVT CalibrationLu, Ting-Chou; Ker, Ming-Dou; Zan, Hsiao-Wen; Liu, Jen-Chieh; Lee, Yu; 電機學院; 電子工程學系及電子研究所; 光電工程學系; College of Electrical and Computer Engineering; Department of Electronics Engineering and Institute of Electronics; Department of Photonics
28-八月-2017AC stress and electronic effects on SET switching of HfO2 RRAMLiu, Jen-Chieh; Magyari-Kope, Blanka; Qin, Shengjun; Zheng, Xin; Wong, H. -S. Philip; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2011All Digital Phase-Locked Loop Using Active Inductor Oscillator and Novel Locking AlgorithmHuang, Tzu-Chi; Huang, Hong-Yi; Liu, Jen-Chieh; Cheng, Kuo-Hsing; Luo, Ching-Hsing; 電控工程研究所; Institute of Electrical and Control Engineering
1-八月-2015Categorization of Multilevel-Cell Storage-Class Memory: An RRAM ExampleLiu, Jen-Chieh; Hsu, Chung-Wei; Wang, I-Ting; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2017Challenges and Opportunities toward Online Training Acceleration using RRAM-based Hardware Neural NetworkChang, Chih-Cheng; Liu, Jen-Chieh; Shen, Yu-Lin; Chou, Teyuh; Chen, Pin-Chun; Wang, I-Ting; Su, Chih-Chun; Wu, Ming-Hong; Hudec, Boris; Chang, Che-Chia; Tsai, Chia-Ming; Chang, Tian-Sheuan; Wong, H-S Philip; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2014Investigating MLC Variation of Filamentary and Non-filamentary RRAMLiu, Jen-Chieh; Wang, I-Ting; Hsu, Chung-Wei; Luo, Wun-Cheng; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-五月-2018Optimizing Incremental Step Pulse Programming for RRAM Through Device-Circuit Co-DesignLiu, Jen-Chieh; Wu, Tzu-Yun; Hou, Tuo-Hung; 電機學院; College of Electrical and Computer Engineering
2012RRAM SET Speed-Disturb Dilemma and Rapid Statistical Prediction MethodologyLuo, Wun-Cheng; Liu, Jen-Chieh; Feng, Hsien-Tsung; Lin, Yen-Chuan; Huang, Jiun-Jia; Lin, Kuan-Liang; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十一月-2013Statistical Model and Rapid Prediction of RRAM SET Speed-Disturb DilemmaLuo, Wun-Cheng; Liu, Jen-Chieh; Lin, Yen-Chuan; Lo, Chun-Li; Huang, Jiun-Jia; Lin, Kuan-Liang; Hou, Tuo-Hung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2013應用時依介電層崩潰理論於電阻式記憶體可靠度與切換機制之研究劉仁傑; Liu, Jen-Chieh; 侯拓宏; Hou, Tuo-Hung; 電子工程學系 電子研究所
顯示 1 到 11 筆資料，總共 11 筆