完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Hsu Terng-Yin | en_US |
dc.contributor.author | Liao Yuan-Te | en_US |
dc.contributor.author | Su Kai-Shu | en_US |
dc.date.accessioned | 2014-12-16T06:13:52Z | - |
dc.date.available | 2014-12-16T06:13:52Z | - |
dc.date.issued | 2014-04-01 | en_US |
dc.identifier.govdoc | H03K019/00 | zh_TW |
dc.identifier.govdoc | H03K019/096 | zh_TW |
dc.identifier.govdoc | H03K007/08 | zh_TW |
dc.identifier.govdoc | H03L007/06 | zh_TW |
dc.identifier.uri | http://hdl.handle.net/11536/104396 | - |
dc.description.abstract | An all-digital clock generator includes a digitally-controlled clock generator and a processing unit. The digitally-controlled clock generator generates a clock signal in response to an enable signal and a digital signal. The processing unit has a frequency multiplier and a reference signal having a period, digitizes the period to generate a quantized signal, generates the digital signal according to the quantized signal and the frequency multiplier, and generates the enable signal according to the reference signal, the clock signal and the frequency multiplier. | zh_TW |
dc.language.iso | zh_TW | en_US |
dc.title | Time-to-digital converter and digital-controlled clock generator and all-digital clock generator | zh_TW |
dc.type | Patents | en_US |
dc.citation.patentcountry | USA | zh_TW |
dc.citation.patentnumber | 08686756 | zh_TW |
顯示於類別: | 專利資料 |