標題: ON-CHIP INDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
作者: CHAO, TZU-YUAN
HSU, MING-CHIEH
CHENG, YU-TING
CHEN, CHIH
LIU, CHIEN-MIN
公開日期: 24-二月-2011
摘要: The present invention relates to a an on-chip inductor structure and a method for manufacturing the same. The an on-chip inductor structure according to the present invention comprises a substrate, a porous layer, a plurality of conductors, and an inductor. The porous layer is disposed on the substrate and has a plurality of voids; each of the plurality of conductors is disposed in the plurality of voids, respectively; and the inductor is disposed on the porous layer. Because the plurality of conductors is used as the core of the inductor, the inductance is increased effectively and the area of the an on-chip inductor is reduced. Besides the manufacturing method according to the present invention is simple and compatible with the current CMOS process, the manufacturing cost can be lowered.
官方說明文件#: H01L029/86
H01L021/02
URI: http://hdl.handle.net/11536/105335
專利國: USA
專利號碼: 20110042782
顯示於類別:專利資料


文件中的檔案:

  1. 20110042782.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。