Method and apparatus for carry estimation of reduced-width multipliers

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Liao, Yen-Chin	en_US
dc.contributor.author	Chang, Hsie-Chia	en_US
dc.date.accessioned	2014-12-16T06:15:57Z	-
dc.date.available	2014-12-16T06:15:57Z	-
dc.date.issued	2008-07-03	en_US
dc.identifier.govdoc	H04L027/00	zh_TW
dc.identifier.uri	http://hdl.handle.net/11536/105587	-
dc.description.abstract	A low-error reduced-width multiplier is provided by the present invention. The multiplier can dynamically compensate the truncation error. The compensation value is derived by the dependencies among the multiplier partial products, and thus, can be analyzed according to the multiplication type and the multiplier input statistics.	zh_TW
dc.language.iso	zh_TW	en_US
dc.title	Method and apparatus for carry estimation of reduced-width multipliers	zh_TW
dc.type	Patents	en_US
dc.citation.patentcountry	USA	zh_TW
dc.citation.patentnumber	20080159441	zh_TW
顯示於類別：	專利資料

文件中的檔案：

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。