標題: SSH and SHHGaInP/GaAs HBT divide-by-3 prescalers with true 50% duty cycle
作者: Tseng, S. C.
Meng, C. C.
Chen, W. Y.
電信工程研究所
Institute of Communications Engineering
公開日期: 6-七月-2006
摘要: Two 50% duty cycle divide-by-3 prescalers - sample-sample-hold (SSH) and sample-hold-hold (SHH) prescalers - in the 2 pm GaInP/GaAs heterojunction bipolar transistor (HBT) technology are realised. Current switchable emitter couple logic D flip-flops are employed to form both prescalers. The proposed SHH prescaler functions up to 2.6 GHz while the SSH prescaler operates from DC to 1.75 GHz. The maximum operating frequency of the SHH prescaler is enhanced about 50% compared with that of the SSH prescaler owing to better signal synchronisation.
URI: http://dx.doi.org/10.1049/el:20060553
http://hdl.handle.net/11536/12035
ISSN: 0013-5194
DOI: 10.1049/el:20060553
期刊: ELECTRONICS LETTERS
Volume: 42
Issue: 14
起始頁: 796
結束頁: 797
顯示於類別:期刊論文


文件中的檔案:

  1. 000239467500010.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。