完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYou, Sheng-Kaien_US
dc.contributor.authorChang, Po-Hsuanen_US
dc.contributor.authorTsai, Chia-Mingen_US
dc.date.accessioned2015-07-21T08:31:00Z-
dc.date.available2015-07-21T08:31:00Z-
dc.date.issued2013-01-01en_US
dc.identifier.isbn978-1-4799-1166-0en_US
dc.identifier.issn2164-1676en_US
dc.identifier.urihttp://hdl.handle.net/11536/125064-
dc.description.abstractThis paper presents a burst-mode equalizer for the communication incorporating electrical idle state which is usually used for power management. Fabricated in 0.18 mu m CMOS technology, the proposed equalizer can compensate over 90-inch microstrip on an FR4 PCB, which has a 40dB loss at 3GHz. The proposed overshoot control scheme with reference calibration can reduce offset-induced error on detections and is observed to achieve jitter improvement of 0.06UI. With the help of envelope detector and digital adaptation, the reaction time under burst-mode transmission is 5.5ns or 33bit-time. The equalizer consumes 26.7mW from a 1.8V supply and measured BER is less than 10(-12).en_US
dc.language.isoen_USen_US
dc.titleA 6Gb/s 40dB Burst-Mode Digitally Adaptive Equalizer with Reference-Calibrated Overshoot Controlen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC)en_US
dc.citation.spage79en_US
dc.citation.epage82en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000351736000009en_US
dc.citation.woscount0en_US
顯示於類別:會議論文