標題: VARIABLE-LATENCY SPECULATING PIPELINED BOOTH MULTIPLIER WITH STATISTICAL CARRY ESTIMATION FOR ERROR DETECTION AND RECOVERY
作者: Liu Chih-Wei
Chen Shin-Kai
Chang Kuo-Chiang
Wu Tsung-Yi
Tsai An-Chi
公開日期: 17-Sep-2015
摘要: Provided is a method for processing pipelined data using a variable-latency speculating booth multiplier (VLSBM), including a first operation and a second operation. The first operation has the steps of partitioning partial products into a least significant part (LSP) and a most significant part (MSP), estimating a carry of the LSP, computing the MSP based on the estimated carry, computing the LSP independently to obtain a true carry and detecting a computation error by comparing the estimated carry with the true carry. Also, the second operation has the step of correcting the computation error based on the difference between the estimated carry and the true carry. Further, a VLSBM for processing pipelined data is also provided.
官方說明文件#: G06F007/40
URI: http://hdl.handle.net/11536/128688
專利國: USA
專利號碼: 20150261500
Appears in Collections:Patents


Files in This Item:

  1. 20150261500.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.