A 13.5Gb/s 20.5dB Adaptive Equalizer With Simplified Overshoot Control in 65nm CMOS

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	You, Sheng-Kai	en_US
dc.contributor.author	Wei, Wey-Tin	en_US
dc.contributor.author	Tsai, Chia-Ming	en_US
dc.contributor.author	Sang, Tzu-Hsien	en_US
dc.date.accessioned	2017-04-21T06:48:54Z	-
dc.date.available	2017-04-21T06:48:54Z	-
dc.date.issued	2014	en_US
dc.identifier.isbn	978-1-4799-2334-2	en_US
dc.identifier.uri	http://hdl.handle.net/11536/135877	-
dc.description.abstract	This paper presents a simplified overshoot control technique suitable for equalization of NRZ data pattern. Compared to conventional design, the generation of overshoot reference voltage is greatly simplified by using a top holder with swing-dependent built-in offset. Fabricated in a 65nm CMOS technology, the adaptive equalizer is capable of running at 13.5Gb/s over a 20-inch FR4 trace with a loss of 20.5dB at 6.75GHz while consuming 17mW from a 1.2V supply.	en_US
dc.language.iso	en_US	en_US
dc.subject	equalizer	en_US
dc.subject	equalization	en_US
dc.subject	overshoot	en_US
dc.subject	serial link	en_US
dc.title	A 13.5Gb/s 20.5dB Adaptive Equalizer With Simplified Overshoot Control in 65nm CMOS	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC)	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000380453100067	en_US
dc.citation.woscount	0	en_US
顯示於類別：	會議論文