完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHuang, Shih-Haoen_US
dc.contributor.authorChen, Wei-Zenen_US
dc.date.accessioned2014-12-08T15:20:15Z-
dc.date.available2014-12-08T15:20:15Z-
dc.date.issued2009en_US
dc.identifier.isbn978-1-4244-4072-6en_US
dc.identifier.urihttp://hdl.handle.net/11536/14389-
dc.description.abstractThis paper presents a 10-Gbps optical receiver with monolithically integrated CMOS photo detector. A trans-impedance amplifier with nested feedback and shunt-peaking is proposed for broad-band and high gain operations. Incorporating a 2-D meshed spatially-modulated light detector, the optical receiver is capable of delivering 25 k Omega trans-impedance gain when driving 50 SI output loads. The operating speed is improved by 3X over the prior art with the same technology. Implemented in a generic 0.18-mu m CMOS technology, the chip size is 0.95 mm x 0.8 mm. This receiver core drains 118 mW from 1.8 V supply.en_US
dc.language.isoen_USen_US
dc.subjectOEICen_US
dc.subjectOptical Receiveren_US
dc.subjectSpatially-Modulated Light (SML)en_US
dc.subjectPhoto Detector (PD)en_US
dc.subjectTransimpedance Amplifier (TIA)en_US
dc.titleA 10-Gbps CMOS Single Chip Optical Receiver with 2-D Meshed Spatially-Modulated Light Detectoren_US
dc.typeArticleen_US
dc.identifier.journalPROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCEen_US
dc.citation.spage129en_US
dc.citation.epage132en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000275926300028-
顯示於類別:會議論文