完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, Zer-Mingen_US
dc.contributor.authorLin, Horng-Chihen_US
dc.contributor.authorLiu, Keng-Mingen_US
dc.contributor.authorHuang, Tiao-Yuanen_US
dc.date.accessioned2014-12-08T15:22:54Z-
dc.date.available2014-12-08T15:22:54Z-
dc.date.issued2012-02-01en_US
dc.identifier.issn0021-4922en_US
dc.identifier.urihttp://dx.doi.org/02BC14en_US
dc.identifier.urihttp://hdl.handle.net/11536/16144-
dc.description.abstractIn this study, we derive an analytical model of an electric potential of a double-gated (DG) fully depleted (FD) junctionless (J-less) transistor by solving the two-dimensional Poisson's equation. On the basis of this two-dimensional electric potential model, subthreshold current and swing can be calculated. Threshold voltage roll-off can also be estimated with analytical forms derived using the above model. The calculated results of electric potential, subthreshold current and threshold voltage roll-off are all in good agreement with the results of technology computer aided design (TCAD) simulation. The model proposed in this paper may help in the development of a compact model for simulation program with integrated circuit emphasis (SPICE) simulation and in providing deeper insights into the characteristics of short-channel J-less transistors. (C) 2012 The Japan Society of Applied Physicsen_US
dc.language.isoen_USen_US
dc.titleAnalytical Model of Subthreshold Current and Threshold Voltage for Fully Depleted Double-Gated Junctionless Transistoren_US
dc.typeArticleen_US
dc.identifier.doi02BC14en_US
dc.identifier.journalJAPANESE JOURNAL OF APPLIED PHYSICSen_US
dc.citation.volume51en_US
dc.citation.issue2en_US
dc.citation.epageen_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000303481400021-
dc.citation.woscount6-
顯示於類別:期刊論文


文件中的檔案:

  1. 000303481400021.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。