標題: Performance and characteristics of double layer porous silicon oxide resistance random access memory
作者: Tsai, Tsung-Ming
Chang, Kuan-Chang
Zhang, Rui
Chang, Ting-Chang
Lou, J. C.
Chen, Jung-Hui
Young, Tai-Fa
Tseng, Bae-Heng
Shih, Chih-Cheng
Pan, Yin-Chih
Chen, Min-Chen
Pan, Jhih-Hong
Syu, Yong-En
Sze, Simon M.
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
公開日期: 24-六月-2013
摘要: A bilayer resistive switching memory device with an inserted porous silicon oxide layer is investigated in this letter. Compared with single Zr:SiOx layer structure, Zr: SiOx/ porous SiOx structure outperforms from various aspects, including low operating voltages, tighter distributions of set voltage, higher stability of both low resistance state and high resistance state, and satisfactory endurance characteristics. Electric field simulation by COMSOL (TM) Multiphysics is applied, which corroborates that intensive electric field around the pore in porous SiOx layer guides the conduction of electrons. The constraint of conduction path leads to better stabilization and prominent performance of bilayer resistive switching devices. (C) 2013 AIP Publishing LLC.
URI: http://dx.doi.org/10.1063/1.4812474
http://hdl.handle.net/11536/22283
ISSN: 0003-6951
DOI: 10.1063/1.4812474
期刊: APPLIED PHYSICS LETTERS
Volume: 102
Issue: 25
結束頁: 
顯示於類別:期刊論文


文件中的檔案:

  1. 000321145200095.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。