完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChang, WHen_US
dc.contributor.authorHuang, YCen_US
dc.date.accessioned2014-12-08T15:35:15Z-
dc.date.available2014-12-08T15:35:15Z-
dc.date.issued2005-02-01en_US
dc.identifier.issn0946-7076en_US
dc.identifier.urihttp://dx.doi.org/10.1007/s00542-004-0456-6en_US
dc.identifier.urihttp://hdl.handle.net/11536/23888-
dc.description.abstractSince the etching rate of anisotropic wet etching of silicon is highly orientation-dependent, it is important to determinate the crystallographic orientation before etching. In this paper, a new mask pattern based on the pre-etching process is designed to find out the <110> crystal orientation on both (100) and (110) silicon wafers observably and to align the subsequent masks more easily and conveniently. Because of a compensation of the quantization error due to the limitated scanning resolution of a mask generator and an optimum design, a pre-etching mask pattern with a resolution of 0.00625degrees and a span angle of +/-2degrees is achieved with a consumption area of 560 x 14,472 mum(2). To evaluate the precision of the misorientation angle determined by the pre-etching process based on the proposed pattern, both (100) and (110) wafers with 60 pre-etching patterns on each of them were etched. After statistic analysis, the precision of +/-0.0467degrees for (100) wafers and +/-0.025degrees for (110) wafers are achieved in our experiments which suggest the precision of determination of the crystallographic misorientation by the preetching process may be limited even though the resolution of the pre-etching mask pattern is high.en_US
dc.language.isoen_USen_US
dc.titleA new pre-etching pattern to determine < 110 > crystallographic orientation on both (100) and (110) silicon wafersen_US
dc.typeArticleen_US
dc.identifier.doi10.1007/s00542-004-0456-6en_US
dc.identifier.journalMICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMSen_US
dc.citation.volume11en_US
dc.citation.issue2-3en_US
dc.citation.spage117en_US
dc.citation.epage128en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000226664900008-
dc.citation.woscount4-
顯示於類別:期刊論文