完整後設資料紀錄
DC 欄位語言
dc.contributor.authorCHEN, BYen_US
dc.contributor.authorLEE, CLen_US
dc.date.accessioned2014-12-08T15:04:06Z-
dc.date.available2014-12-08T15:04:06Z-
dc.date.issued1994-03-01en_US
dc.identifier.issn0278-0070en_US
dc.identifier.urihttp://dx.doi.org/10.1109/43.265678en_US
dc.identifier.urihttp://hdl.handle.net/11536/2609-
dc.description.abstractIn this paper, a fast universal test set (UTS) generation algorithm for multi-output functions is presented. The algorithm first generates the UTS for single-output functions by directly Shannon-expanding and complementing the function. This significantly reduces the time complexity and the usage of temporary memory. Also, it stores tests in test cubes to save the size of memory for test storing. Two-six orders of magnitude in computation efficiency improvement and 1-1800 fold for memory saving over the conventional method are achieved. It then merges the generated test cubes for each single-output function into a set of mutually disjoint test cubes to be the UTS for a multi-output function by employing a new compaction technique. The size of UTS thus obtained is 1-20 times smaller than that of UTS without compaction.en_US
dc.language.isoen_USen_US
dc.titleA COMPLEMENT-BASED FAST ALGORITHM TO GENERATE UNIVERSAL TEST SETS FOR MULTIOUTPUT FUNCTIONSen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/43.265678en_US
dc.identifier.journalIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMSen_US
dc.citation.volume13en_US
dc.citation.issue3en_US
dc.citation.spage370en_US
dc.citation.epage377en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:A1994MZ93600009-
dc.citation.woscount4-
顯示於類別:期刊論文


文件中的檔案:

  1. A1994MZ93600009.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。