A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier

Abstract

A high-speed high-resolution sample-and-hold amplifier (SHA) is designed for time-interleaved analog-to-digital converter applications. Using the techniques of precharging and output capacitor coupling can mitigate the stringent performance requirements for the opamp, resulting in low power dissipation. Implemented in a standard 0.25 mum CMOS technology, the SHA achieves 80 dB spurious-free dynamic range (SFDR) for a 1.8 Vpp output at 100MHz Nyquist sampling rate. The SHA occupies a die area of 0.35 mm(2) and dissipates 33mW from a single 2.5V supply.