標題: Novel implantation method to improve machine-model electrostatic discharge robustness of stacked N-channel metal-oxide semiconductors (NMOS) in sub-quarter-micron complementary metal-oxide semiconductors (CMOS) technology
作者: Ker, MD
Hsu, HC
Peng, JJ
電機學院
College of Electrical and Computer Engineering
關鍵字: electrostatic discharge (ESD);ESD protection;machine model;ESD implantation;stacked NMOS
公開日期: 15-十一月-2002
摘要: A novel ion implantation method for electrostatic discharge protection, often called as ESD implantation, is proposed to significantly improve machine-model (MM) ESD robustness of N-channel metal-oxide semiconductors (NMOS) device in stacked configuration (stacked NMOS). By using this ESD implantation method, the ESD current is discharged far away from the surface channel of NMOS, therefore the stacked NMOS in the mixed-voltage I/O interface can sustain a much higher ESD level, especially under the MM ESD stress. The MM ESD robustness of the stacked NMOS with a device dimension of W/L = 300 mum/0.5 mum for each NMOS has been successfully improved from the original 358 V to become 491 V in a 0.25-mum complementary metal-oxide semiconductors (CMOS) process.
URI: http://dx.doi.org/10.1143/JJAP.41.L1288
http://hdl.handle.net/11536/28384
ISSN: 0021-4922
DOI: 10.1143/JJAP.41.L1288
期刊: JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS
Volume: 41
Issue: 11B
起始頁: L1288
結束頁: L1290
顯示於類別:期刊論文


文件中的檔案:

  1. 000182826200004.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。