Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Wu, GM | en_US |
dc.contributor.author | Chang, YW | en_US |
dc.date.accessioned | 2014-12-08T15:46:10Z | - |
dc.date.available | 2014-12-08T15:46:10Z | - |
dc.date.issued | 1999-10-01 | en_US |
dc.identifier.issn | 0018-9340 | en_US |
dc.identifier.uri | http://dx.doi.org/10.1109/12.805159 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/31049 | - |
dc.description.abstract | An FPD switch module M with omega terminals on each side is said to be universal if every set of nets satisfying the dimension constraint (i.e., the number of nets on each side of M is at most omega) is simultaneously routable through M [8]. Chang-et al, have identified a class of universal switch blocks in [8]. In this paper, we consider the design and routing problems for another popular model of switch modules called switch matrices. Unlike switch blocks, we prove that there exist no universal switch matrices. Nevertheless, we present quasi-universal switch matrices which have the maximum possible routing capacities among all switch matrices of the same size and show that their routing capacities converge to those of universal switch blocks. Each of the quasi-universal switch matrices of size omega has a total of only 14 omega - 20 (14 omega - 21) switches if omega is even (odd), omega > 1, compared to a fully populated one which has 3 omega(2) - 2 omega switches. We prove that no switch matrix with less than 14 omega - 20 (14 omega - 21) switches can be quasi-universal. Experimental results demonstrate that the quasi-universal switch matrices improve routabilty at the chip level. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | analysis | en_US |
dc.subject | architecture | en_US |
dc.subject | design | en_US |
dc.subject | digital | en_US |
dc.subject | gate array | en_US |
dc.subject | programmable logic array | en_US |
dc.title | Quasi-universal switch matrices for FPD design | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/12.805159 | en_US |
dc.identifier.journal | IEEE TRANSACTIONS ON COMPUTERS | en_US |
dc.citation.volume | 48 | en_US |
dc.citation.issue | 10 | en_US |
dc.citation.spage | 1107 | en_US |
dc.citation.epage | 1122 | en_US |
dc.contributor.department | 資訊工程學系 | zh_TW |
dc.contributor.department | Department of Computer Science | en_US |
dc.identifier.wosnumber | WOS:000083552200008 | - |
dc.citation.woscount | 3 | - |
Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.