可重組態之低功率快速傅立葉轉換處理器

Abstract

本論文提出了一個可重組態之低功率快速傅立葉轉換處理器，此記憶體式架構之處理器能夠處理64到8192點的傅立葉轉換。此外，本篇論文提出了一個藉由改變傅立葉係數之順序而達到最小化switching activity的方法。藉由 Synopsys Design Complier的合成，在UMC 0.18 um COMS 的製程環境下，所提出之設計在不包含記憶體的情況下僅需53306個邏輯閘，並且在1.8伏特之電壓源供應下，僅有75.82毫瓦的低功率消耗。

In this thesis, a low power reconfigurable FFT processor is proposed. The memory based FFT can be configured as from 64-point to 8192-point. Besides, a modified coefficient ordering method with minimum switching activity is proposed for low power design. The switching activity of twiddle factor computation can be reduced from 633 to 480 at the first stage of 64-point and 139 to 0 at the first stage of 16-point. The proposed design synthesized to UMC 0.18um CMOS standard cell technology library with Synopsys Design Compiler. The gate count of the proposed architecture without ram is 53306 at 111 MHz clock rate and power consumption is 75.82 mW at power supply 1.8 V.