完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChang, Nelson Yen-Chungen_US
dc.contributor.authorTsai, Tsung-Hsienen_US
dc.contributor.authorHsu, Bo-Hsiungen_US
dc.contributor.authorChen, Yi-Chunen_US
dc.contributor.authorChang, Tian-Sheuanen_US
dc.date.accessioned2014-12-08T15:06:49Z-
dc.date.available2014-12-08T15:06:49Z-
dc.date.issued2010-06-01en_US
dc.identifier.issn1051-8215en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TCSVT.2010.2045814en_US
dc.identifier.urihttp://hdl.handle.net/11536/5348-
dc.description.abstractHigh-performance real-time stereo vision system is crucial to various stereo vision applications, such as robotics, autonomous vehicles, multiview video coding, freeview TV, and 3-D video conferencing. In this paper, we proposed a high-performance hardware-friendly disparity estimation algorithm called mini-census adaptive support weight (MCADSW) and also proposed its corresponding real-time very large scale integration (VLSI) architecture. To make the proposed MCADSW algorithm hardware-friendly, we proposed simplification techniques such as using mini-census, removing proximity weight, using YUV color representation, using Manhattan color distance, and using scaled-and-truncate weight approximation. After applied these simplifications, the MCADSW algorithm was not only hardware-friendly, but was also 1.63 times faster. In the corresponding realtime VLSI architecture, we proposed partial column reuse and access reduction with expanded window to significantly reduce the bandwidth requirement. The proposed architecture was implemented using United Microelectronics Corporation (UMC) 90 nm complementary metal-oxide-semiconductor technology and can achieve a disparity estimation frame rate of 42 frames/s for common intermediate format size images when clocked at 95 MHz. The synthesized gate-count and memory size is 563k and 21.3 kB, respectively.en_US
dc.language.isoen_USen_US
dc.subjectApplication-specific integrated circuits (ASIC)en_US
dc.subjectcomputer visionen_US
dc.subjectdigital circuitsen_US
dc.subjectdigital integrated circuitsen_US
dc.subjectvery large scale integration (VLSI)en_US
dc.titleAlgorithm and Architecture of Disparity Estimation With Mini-Census Adaptive Support Weighten_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TCSVT.2010.2045814en_US
dc.identifier.journalIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGYen_US
dc.citation.volume20en_US
dc.citation.issue6en_US
dc.citation.spage792en_US
dc.citation.epage805en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000278537800003-
dc.citation.woscount24-
顯示於類別:期刊論文


文件中的檔案:

  1. 000278537800003.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。