完整後設資料紀錄
DC 欄位語言
dc.contributor.author林旭益en_US
dc.contributor.authorShiuyi Linen_US
dc.contributor.author莊紹勳en_US
dc.contributor.authorDr. Steve S. Chungen_US
dc.date.accessioned2014-12-12T02:28:12Z-
dc.date.available2014-12-12T02:28:12Z-
dc.date.issued2001en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#NT900428079en_US
dc.identifier.urihttp://hdl.handle.net/11536/68771-
dc.description.abstract當矽晶氧半場效電晶體(MOSFET)的通道長度不斷縮短下,其高頻特性將獲得極大的改善。然而,它的模組也將變得更為複雜。尤其是來自基板的藕合效應將會更嚴重。故一個先進的射頻模組高頻模組,要能考慮到基板藕合所造成的各方面影響,才能在大範圍的操作偏壓,準確預估元件的高頻行為。 在本研究論文中,我們先從理論去描述矽半導體基板的物理模型,並藉由模擬來驗證。基於此理論,我們首次發展一個具物理意義的基板模型。此模型是以可微縮的基板電阻與基板電容並聯形成,與傳統僅用電阻的模型大不相同。雖然此模型看似更複雜化了基板,但此電阻電容存在一個固定不變的關係,使得我們從量測數據要萃取基板參數仍有理可循。而此並聯的電容,將對基板的高頻行為有很大的影響。 除此之外,針對此新基板模型,我們重新討探基板電阻的偏壓性與幾何尺寸的特性。依照分析結果,我們還可進一步地將基板電阻分成二個部份。一個是從汲極下方電容往源極所看到的電阻,另一個是往基板接點所看到的電阻。此二電阻會表現出不同的偏壓特性,也有不同的微縮特性。最後將此模型驗證在元件高頻雜訊分析上,並比較此模型與傳統模型的不同。由於此並聯基板電容的影響,來自基板雜訊將會隨頻率增加而變小。結果顯示此模型在高頻處也能較準確地預測元件雜訊行為。 總而言之,本論文所提出的基板模型,不但在理論上具有物理意義,而且能更精確預測元件的高頻行為,有助於射頻積體電路設計的電路模擬用途。zh_TW
dc.description.abstractAs the gate length of a MOSFET reduces, its high-frequency characteristics can be greatly improved. However, its model becomes more complicate. Especially, the effect of substrate coupling is getting more serious. An advanced RF model by considering substrate coupling effects in every aspects is needed to accurately describe the RF behavior of device over a wide bias ranges. In this thesis, first, we describe the physics of silicon substrate from the theory, and verify its correctness from simulation. Then, a physical-based substrate model is developed. The substrate is modeled by a scalable resistance and capacitance in parallel. The model is far from conventional models. It seems that the substrate model is more complicated. But there is a constant relationship between the substrate resistance and capacitance, and this makhe es sense of extracting substrate parameters from measured data. The capacitance has a great influence on the device RF behavior. According to this model, we examined the bias and geometry dependence of MOSFET. From the analysis, we can further divide substrate resistance into two parts:Rdsb , which is seen from Cdb toward source, and Rdb, which is seen from Cdb toward bulk contacts. These two resistances show different dependence of the drain bias. Finally, the model is verified in RF noise analysis, and compared with conventional models. The results show that substrate noise well be reduced by the parallel capacitance in the substrate at high frequency. This new model can predict better accuracy in higher frequencies than conventional models. In summary, the proposed substrate model is not only physically-based but also can be used to predict accurately the RF behavior of device. Moreover, the presented model is well-suited for the RF circuit simulation.en_US
dc.language.isozh_TWen_US
dc.subject基版模型zh_TW
dc.subjectsubstrate modelen_US
dc.title高頻CMOS元件基板SPICE模型建立zh_TW
dc.titleRF CMOS Substrate Modeling in Spiceen_US
dc.typeThesisen_US
dc.contributor.department電子研究所zh_TW
顯示於類別:畢業論文