硬體規格描述語言設計之錯誤診斷

Abstract

現今數位設計的複雜度越來越高，意味著當一個電路設計與所設計規格一旦不吻合之時，設計者想要在由硬體規格描述語言所設計之電路中，迅速找到錯誤位置也越來越困難。在這篇論文中，我們將提出一個對於自動錯誤診斷的有效方法，透過對此硬體規格語言程式所跑的模擬結果作分析，可診斷有多個錯誤的電路且只需要一組的測試向量。我們的方法主要就是要在維持一定有錯誤在我們所提出的錯誤候選者集合中的前提下，有效的刪去那些不可能為錯誤或是錯誤機率較低的候選者，藉此，來縮短除錯的時間。我們利用了許多實際電路來做實驗，根據實驗結果，我們確實有效地減少了錯誤候選者的數量，證實此方法的確可以得到不錯的功效。

The growing of the modern design complexity leads the design error diagnosis to be a challenge for designers when a mismatch occurs between an implementation in HDL and its design specification. In this thesis, we propose an efficient approach for design error diagnosis automatically. This approach can handle multiple errors occurred in a HDL design simultaneously with only one test case by analyzing the simulation outputs of the incorrect implementation. Furthermore, this approach reduces the error space by eliminating those statements that have no or lower possibility to become the error sources with retaining at least one error source in it. Hence, the effort spent on the debugging process can be reduced. Experiments are conducted over some real designs and the experimental results are very promising with obtaining set of smaller error space.