標題: A 1-V RF-CMOS LNA design utilizing the technique of capacitive feedback matching network
作者: Shahroury, Fadi Riad
Wu, Chung-Yu
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: Low-noise amplifier (LNA);Noise optimization;Low voltage;RF
公開日期: 1-一月-2009
摘要: In this paper, a CMOS low-noise amplifier (LNA) with a new input matching topology has been proposed, analyzed and measured. The input matching network is designed through the technique of capacitive feedback matching network. The proposed LNA which is implemented in a 0.18-mu m 1P6M CMOS technology is operated at the frequency of 12.8 GHz. It has a gain S21 of 13.2 dB, a noise figure (NF) of 4.57 dB and an NF(min) of 4.46 dB. The reverse isolation S12 of the LNA can achieve -40dB and the input and output return losses are better than -11 dB. The input 1-dB compression point is -11 dB m and IIP3 is -0.5 dB m. This LNA drains 10 mA from the supply voltage of 1 V. (C) 2008 Published by Elsevier B.V.
URI: http://dx.doi.org/10.1016/j.vlsi.2008.09.007
http://hdl.handle.net/11536/7812
ISSN: 0167-9260
DOI: 10.1016/j.vlsi.2008.09.007
期刊: INTEGRATION-THE VLSI JOURNAL
Volume: 42
Issue: 1
起始頁: 83
結束頁: 88
顯示於類別:期刊論文


文件中的檔案:

  1. 000261920100010.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。