完整后设资料纪录
DC 栏位 | 值 | 语言 |
---|---|---|
dc.contributor.author | 李崇仁 | en_US |
dc.date.accessioned | 2014-12-13T10:36:36Z | - |
dc.date.available | 2014-12-13T10:36:36Z | - |
dc.date.issued | 2001 | en_US |
dc.identifier.govdoc | NSC90-2215-E009-082 | zh_TW |
dc.identifier.uri | http://hdl.handle.net/11536/94043 | - |
dc.identifier.uri | https://www.grb.gov.tw/search/planDetail?id=665757&docId=126388 | en_US |
dc.description.sponsorship | 行政院国家科学委员会 | zh_TW |
dc.language.iso | zh_TW | en_US |
dc.subject | 系统晶片 | zh_TW |
dc.subject | 测试技术 | zh_TW |
dc.subject | 晶片设计 | zh_TW |
dc.subject | System-on-chip (SOC) | en_US |
dc.subject | Test technique | en_US |
dc.subject | Chip design | en_US |
dc.title | 对以智财单元为基系统晶片设计之验证与测试技术开发研究---总计画 | zh_TW |
dc.title | Verification and Testing Technology Exploitation for IP-Based SoC Design | en_US |
dc.type | Plan | en_US |
dc.contributor.department | 交通大学电子工程系 | zh_TW |
显示于类别: | Research Plans |
文件中的档案:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.