1. 目前位置：

瀏覽 的方式： 作者 LEE, CY

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 20 筆資料，總共 20 筆
公開日期標題作者
1-八月-1993AN AREA-EFFICIENT MEDIAN FILTERING IC FOR IMAGE VIDEO APPLICATIONSHSIEH, PW; TSAI, JM; LEE, CY; 電控工程研究所; Institute of Electrical and Control Engineering
1994DESIGN OF A FAST SEQUENTIAL DECODING ALGORITHM BASED ON DYNAMIC SEARCHING STRATEGYYANG, WW; JENG, LF; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-九月-1992DIFLUOROSILYLENE AS A PRECURSOR FOR THE CHEMICAL VAPOR-DEPOSITION OF TITANIUM SILICIDECHEN, CC; YU, JL; LEE, CY; LIU, CS; CHIU, HT; 應用化學系; Department of Applied Chemistry
9-一月-1995EFFECT OF SIH4/CH4 FLOW RATIO ON THE GROWTH OF BETA-SIC ON SI BY ELECTRON-CYCLOTRON-RESONANCE CHEMICAL-VAPOR-DEPOSITION AT 500-DEGREES-CLIU, CC; LEE, CY; CHENG, KL; CHENG, HC; YEW, TR; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1995An efficient memory architecture for motion estimation processor designTZENG, EG; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十月-1994FAST SEQUENTIAL-DECODING ALGORITHM-BASED ON DYNAMIC SEARCHING STRATEGYLEE, CY; YANG, WW; JENG, LF; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
1994FINITE STATE VECTOR QUANTIZATION WITH MULTI-PATH TREE SEARCH STRATEGY FOR IMAGE VIDEO CODINGJUAN, SC; CHAO, YJ; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十二月-1994HIGH-SPEED MEDIAN FILTER DESIGNS USING SHIFTABLE CONTENT-ADDRESSABLE MEMORYLEE, CY; HSIEH, PW; TSAI, JM; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1994HIGH-THROUGHPUT DATA COMPRESSOR DESIGNS USING CONTENT ADDRESSABLE MEMORYYANG, RY; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-1995HIGH-THROUGHPUT DATA COMPRESSOR DESIGNS USING CONTENT-ADDRESSABLE MEMORYLEE, CY; YANG, RY; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
1995MICROCRYSTALLINE beta-SIC GROWTH ON SI BY ECR-CVD AT 500 degrees CCHENG, KL; LIU, CC; CHENG, HC; LEE, CY; YEW, TR; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-五月-1993MINIMIZING THE MAKESPAN IN THE 3-MACHINE ASSEMBLY-TYPE FLOWSHOP SCHEDULING PROBLEMLEE, CY; CHENG, TCE; LIN, BMT; 資訊工程學系; Department of Computer Science
1-六月-1988MULTIPROCESSOR SCHEDULING WITH INTERPROCESSOR COMMUNICATION DELAYSLEE, CY; HWANG, JJ; CHOW, YC; ANGER, FD; 管理科學系; Department of Management Science
1995A new multi-path tree-search FSVQ architecture for image/video sequence codingCHAO, YJ; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-三月-1992A NEW ON-CHIP ESD PROTECTION CIRCUIT WITH DUAL PARASITIC SCR STRUCTURES FOR CMOS VLSIWU, CY; KER, MD; LEE, CY; KO, J; 電控工程研究所; Institute of Electrical and Control Engineering
1994AN ON-CHIP ESD PROTECTION CIRCUIT WITH COMPLEMENTARY SCR STRUCTURES FOR SUBMICRON CMOS ICSKER, MD; WU, CY; JIANG, HC; LEE, CY; KO, J; HSUE, P; 電控工程研究所; Institute of Electrical and Control Engineering
1-十月-1994A PARALLEL BIT-LEVEL MAXIMUM MINIMUM SELECTOR TO DIGITAL AND VIDEO SIGNAL-PROCESSINGLEE, CY; JUAN, SC; YANG, WW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-四月-1989SCHEDULING PRECEDENCE GRAPHS IN SYSTEMS WITH INTERPROCESSOR COMMUNICATION TIMESHWANG, JJ; CHOW, YC; ANGER, FD; LEE, CY; 交大名義發表; National Chiao Tung University
1995SEMI-SYSTOLIC ARRAY BASED MOTION ESTIMATION PROCESSOR DESIGNLU, MC; LEE, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十一月-1993VLSI IMPLEMENTATION OF AN M-ARRAY IMAGE FILTER BASED ON SHIFT REGISTER ARRAYLEE, CY; TSAI, JM; HSU, SC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
顯示 1 到 20 筆資料，總共 20 筆