1. 目前位置：

瀏覽 的方式： 作者 Wu, I-Wei

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 10 筆資料，總共 10 筆
公開日期標題作者
1-九月-2011Area-Efficient Instruction Set Extension Exploration with Hardware Design Space ExplorationWu, I-Wei; Chung, Chung-Ping; Shann, Jean Jyh-Jiun; 資訊工程學系; Department of Computer Science
1-一月-2014Dynamic Memory Optimization and Parallelism Management for OpenCLHsu, Chao-Hung; Wu, I-Wei; Shann, Jean Jyh-Jiun; 資訊工程學系; Department of Computer Science
2008ETAHM: An energy-aware task allocation algorithm for heterogeneous multiprocessorChang, Po-Chun; Wu, I-Wei; Shann, Jyh-Jiun; Chung, Chung-Ping; 資訊工程學系; Department of Computer Science
1-十一月-2014Extended Instruction Exploration for Multiple-Issue ArchitecturesWu, I-Wei; Shann, Jean Jyh-Jiun; Hsu, Wei-Chung; Chung, Chung-Ping; 交大名義發表; National Chiao Tung University
2013Improving Performance of JNA by Using LLVM JIT CompilerTsai, Yu-Hsin; Wu, I-Wei; Liu, I-Chun; Shann, Jean Jyh-Jiun; 資訊工程學系; Department of Computer Science
1-一月-2015Instruction Emulation and OS Supports of a Hybrid Binary Translator for x86 Instruction Set ArchitectureLiu, I-Chun; Wu, I-Wei; Shann, Jean Jyh-Jiun; 資訊工程學系; Department of Computer Science
2008Instruction set extension exploration in multiple-issue architectureWu, I-Wei; Chen, Zhi-Yuan; Shann, Jyh-Jiun; Chung, Chung-Ping; 資訊工程學系; Department of Computer Science
2007Instruction set extension generation with considering physical constraintsWu, I-Wei; Huang, Shih-Chia; Chung, Chung-Ping; Shann, Jyh-Jiun; 資訊工程學系; Department of Computer Science
1-七月-2015Reconfigurable Custom Functional Unit Generation and Exploitation for Multiple-Issue ProcessorsWu, I-Wei; Shann, Jean Jyh-Jiun; Chung, Chung-Ping; 資訊工程學系; Department of Computer Science
2013特殊應用計算加速器設計之研究吳奕緯; Wu, I-Wei; 單智君; 鍾崇斌; Shann, Jyh-Jiun; Chung, Chung-Ping; 資訊科學與工程研究所
顯示 1 到 10 筆資料，總共 10 筆