標題: | TIME-TO DIGITAL CONVERTER AND DIGITAL-CONTROLLED CLOCK GENERATOR AND ALL-DIGITAL CLOCK GENERATOR |
作者: | Hsu Terng-Yin Liao Yuan-Te Su Kai-Shu |
公開日期: | 14-二月-2013 |
摘要: | An all-digital clock generator includes a digitally-controlled clock generator and a processing unit. The digitally-controlled clock generator generates a clock signal in response to an enable signal and a digital signal. The processing unit has a frequency multiplier and a reference signal having a period, digitizes the period to generate a quantized signal, generates the digital signal according to the quantized signal and the frequency multiplier, and generates the enable signal according to the reference signal, the clock signal and the frequency multiplier. |
官方說明文件#: | H03L007/00 H03K019/20 H03M001/12 |
URI: | http://hdl.handle.net/11536/105076 |
專利國: | USA |
專利號碼: | 20130038349 |
顯示於類別: | 專利資料 |