標題: PolySi-SiO2-ZrO2-SiO2-Si flash memory incorporating a sol-gel-derived ZrO2 charge trapping layer
作者: Hsu, Tzu-Hsiang
You, Hsin-Chiang
Ko, Fu-Hsiang
Lei, Tan-Fu
材料科學與工程學系奈米科技碩博班
電子工程學系及電子研究所
Graduate Program of Nanotechnology , Department of Materials Science and Engineering
Department of Electronics Engineering and Institute of Electronics
公開日期: 2006
摘要: In this paper, we propose a method for depositing the charge trapping layer of a high-k polySi-SiO2-ZrO2-SiO2-Si (SOZOS) memory device. In this approach, the trapping layer was formed through simple two steps: (i) spin-coating of the ZrCl4 precursor and (ii) rapid thermal annealing for 1 min at 900 C under an oxygen atmosphere. The morphology of the ZrO2 charge trapping layer was confirmed through X-ray photoemission spectroscopy analysis. The sol-gel-derived layer exhibited improved charge trapping in the SOZOS memory device, resulting in a threshold voltage shift of 2.7 V in the I-d-V-g curve, P/E (program/erase) speeds as fast as 0.1 ms, good data retention up to 10(4) s (only a 5% charge loss due to deep trapping in the ZrO2 layer), and good endurance (no memory window narrowing after 10(5) P/E cycles). (c) 2006 The Electrochemical Society.
URI: http://hdl.handle.net/11536/12865
http://dx.doi.org/10.1149/1.2337846
ISSN: 0013-4651
DOI: 10.1149/1.2337846
期刊: JOURNAL OF THE ELECTROCHEMICAL SOCIETY
Volume: 153
Issue: 11
起始頁: G934
結束頁: G937
Appears in Collections:Articles


Files in This Item:

  1. 000241057000049.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.