標題: Design and analysis of an ATM switch with priority discarding scheme
作者: Wang, K
Wang, HJ
資訊工程學系
Department of Computer Science
關鍵字: ATM switch;multiple-bus;VHDL;QOS;high speed;priority discarding scheme
公開日期: 1-Mar-2001
摘要: In this paper; we propose an N x N high speed and non-blocking asynchronous transfer mode (ATM) switch with input and output buffers. In this switch, each buffer adopts a priority discarding scheme, which discards incoming cells of low-priority traffic when its queue length is greater than a predefined threshold value. Our switch also supports broadcast/multicast functions without increasing the cost and imposing a significant performance penalty. We use the discrete-time Markov chain model to analyze cell delay and cell loss probability for each traffic class. An example 4 x 4 ATM switch has been described with VHDL. We have verified the functionality of the switch via VHDL simulation, and have synthesized the switch to evaluate its area and timing. Experimental results and synthesis results show that our proposed ATM switch can meet a requirement for high speed and support QOS.
URI: http://hdl.handle.net/11536/29829
ISSN: 1016-2364
期刊: JOURNAL OF INFORMATION SCIENCE AND ENGINEERING
Volume: 17
Issue: 2
起始頁: 229
結束頁: 243
Appears in Collections:Articles


Files in This Item:

  1. 000168139700004.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.