Title: ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications
Authors: Ker, MD
Chen, TY
Wu, CY
Chang, HH
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
Keywords: analog pin;electrostatic discharge;ESD;input capacitance;on-chip ESD protection circuit
Issue Date: 1-Aug-2000
Abstract: An electrostatic discharge (ESD) protection design is proposed to solve the ESD protection challenge to the analog pins for high-frequency or current-mode applications. By including an efficient power-rails clamp circuit into the analog input/output (I/O) pin, the device dimension (W/L) of an ESD clamp device connected to the I/O pad in the analog ESD protection circuit can be reduced to only 50/0.5 (mu m/mu m) in a 0.35-mu m silicided CMOS process, but it can sustain the human body model (HBM) and machine model (MM) ESD level of up to 6 kV (400 V). With such a smaller device dimension, the input capacitance of this analog ESD protection circuit can be significantly reduced to only similar to 1.0 pF (including the bond-pad capacitance) for high-frequency applications.
URI: http://dx.doi.org/10.1109/4.859509
http://hdl.handle.net/11536/30351
ISSN: 0018-9200
DOI: 10.1109/4.859509
Journal: IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume: 35
Issue: 8
Begin Page: 1194
End Page: 1199
Appears in Collections:Articles


Files in This Item:

  1. 000088717000015.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.