完整後設資料紀錄
DC 欄位語言
dc.contributor.authorCheng, C. H.en_US
dc.contributor.authorChin, Alberten_US
dc.contributor.authorYeh, F. S.en_US
dc.date.accessioned2014-12-08T15:48:24Z-
dc.date.available2014-12-08T15:48:24Z-
dc.date.issued2010-09-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2010.2055828en_US
dc.identifier.urihttp://hdl.handle.net/11536/32243-
dc.description.abstractUsing novel stacked covalent-bond-dielectric GeO(x) (GeO) on metal-oxide SrTiO(3) to form a cost-effective Ni/GeO/SrTiO/TaN resistive switching memory, an ultralow set power of small 4 mu W (3.5 mu A at 1.1 V), a reset power of 16 pW (0.12 nA at 0.13 V), and a large 10(6) memory window for 10(5)-s retention at 85 degrees C are realized for the first time. A positive temperature coefficient is measured at low-resistance state and different from the metallic filament in metal-oxide resistive random access memory.en_US
dc.language.isoen_USen_US
dc.subjectGeO(2)en_US
dc.subjectresistive random access memory (RRAM)en_US
dc.subjectSrTiO(3) (STO)en_US
dc.titleUltralow-Power Ni/GeO/STO/TaN Resistive Switching Memoryen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2010.2055828en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume31en_US
dc.citation.issue9en_US
dc.citation.spage1020en_US
dc.citation.epage1022en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000283185500040-
dc.citation.woscount13-
顯示於類別:期刊論文


文件中的檔案:

  1. 000283185500040.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。