Full metadata record
DC FieldValueLanguage
dc.contributor.authorLiu, Tsu-Mingen_US
dc.contributor.authorLee, Chen-Yien_US
dc.date.accessioned2014-12-08T15:12:45Z-
dc.date.available2014-12-08T15:12:45Z-
dc.date.issued2008-01-01en_US
dc.identifier.issn1939-8018en_US
dc.identifier.urihttp://dx.doi.org/10.1007/s11265-007-0115-0en_US
dc.identifier.urihttp://hdl.handle.net/11536/9816-
dc.description.abstractThis paper describes a novel memory hierarchy and line-pixel-lookahead (LPL) for an H.264/AVC video decoder. The memory system is the bottleneck of most video processors, particularly in the newly announced H.264/AVC. This is because it utilizes the neighboring pixels to create a reliable predictor, leading to a dependency on a long past history of data. This problem can be resolved by allocating memory space but inducing large silicon area and power consumption as well. We first review the existing solutions and propose a three-level memory hierarchy with line-pixel-lookahead to improve access efficiency. Three-level memory hierarchy includes registers, content/slice SRAM and external frame DRAM. We emphasize the need to consider the secondary hierarchy, content/slice SRAM, during the design of an H.264/AVC decoder. Specifically, we introduce a slice SRAM and line-pixel-lookahead to lower the memory capacity and external bandwidth. This SRAM stores neighboring pixels and prevents the data re-access from DRAM. Line-pixel-lookahead exploits multi-dimensional pixel locality so as to averagely improve prediction performance by 6.54% compared to conventional vertical prediction. Simulation results also reveal that the proposal makes a better trade-off between memory allocation and external bandwidth as well as power, leading to 50% of memory power reduction compared to the design without exploiting the secondary slice SRAM hierarchy.en_US
dc.language.isoen_USen_US
dc.subjectH.264/AVCen_US
dc.subjectmemory hierarchyen_US
dc.subjectlookaheaden_US
dc.subjectpredictionen_US
dc.titleDesign of an H.264/AVC decoder with memory hierarchy and line-pixel-lookaheaden_US
dc.typeArticleen_US
dc.identifier.doi10.1007/s11265-007-0115-0en_US
dc.identifier.journalJOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGYen_US
dc.citation.volume50en_US
dc.citation.issue1en_US
dc.citation.spage69en_US
dc.citation.epage80en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000253828300006-
dc.citation.woscount0-
Appears in Collections:Articles


Files in This Item:

  1. 000253828300006.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.