1. 目前位置：

瀏覽 的方式： 作者 Wu, Yung-Chun

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 20 筆資料，總共 35 筆  下一頁 >
公開日期標題作者
1-二月-2013A 2-bit/Cell Gate-All-Around Flash Memory of Self-Assembled Silicon NanocrystalsChen, Hung-Bin; Chang, Chun-Yen; Hung, Min-Feng; Tang, Zih-Yun; Cheng, Ya-Chi; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十二月-2008Application of fluorine doped oxide (SiOF) spacers for improving reliability in low temperature polycrystalline thin film transistorsFeng, Li-Wei; Chang, Ting-Chang; Liu, Po-Tsun; Tu, Chun-Hao; Wu, Yung-Chun; Yang, Che-Yu; Chang, Chun-Yen; 電子工程學系及電子研究所; 光電工程學系; 顯示科技研究所; Department of Electronics Engineering and Institute of Electronics; Department of Photonics; Institute of Display
2-十一月-2015Back-gate bias effect on nanosheet hybrid P/N channel of junctionless thin-film transistor with increased I-on versus decreased I-offCheng, Ya-Chi; Chen, Hung-Bin; Chang, Chun-Yen; Wu, Yi-Kang; Shih, Yi-Jia; Shao, Chi-Shen; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-2013Characteristic of p-Type Junctionless Gate-All-Around Nanowire Transistor and Sensitivity AnalysisHan, Ming-Hung; Chang, Chun-Yen; Jhan, Yi-Ruei; Wu, Jia-Jiun; Chen, Hung-Bin; Cheng, Ya-Chi; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-2015Characteristics of a Novel Poly-Si P-Channel Junctionless Thin-Film Transistor With Hybrid P/N-SubstrateCheng, Ya-Chi; Chen, Hung-Bin; Su, Jun-Ji; Shao, Chi-Shen; Thirunavukkarasu, Vasanthan; Chang, Chun-Yen; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-七月-2013Characteristics of Gate-All-Around Junctionless Poly-Si TFTs With an Ultrathin ChannelChen, Hung-Bin; Chang, Chun-Yen; Lu, Nan-Heng; Wu, Jia-Jiun; Han, Ming-Hung; Cheng, Ya-Chi; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
15-十二月-2007Characteristics of poly-Si TFT combined with nonvolatile SONOS memory and nanowire channels structureChen, Shih-Ching; Chang, Ting-Chang; Liu, Po-Tsun; Wu, Yung-Chun; Lin, Po-Shun; Chen, Shih-Cheng; Chin, Jing-Yi; Sze, S. M.; Chang, Chun-Yen; Lien, Chen-Hsin; 電子工程學系及電子研究所; 光電工程學系; Department of Electronics Engineering and Institute of Electronics; Department of Photonics
11-十二月-2014Characterizing the electrical properties of raised S/D junctionless thin-film transistors with a dual-gate structureCheng, Ya-Chi; Chen, Hung-Bin; Su, Jun-Ji; Shao, Chi-Shen; Wang, Cheng-Ping; Chang, Chun-Yen; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-三月-2011Comprehensive Study of Pi-Gate Nanowires Poly-Si TFT Nonvolatile Memory With an HfO(2) Charge Trapping LayerChen, Lun-Jyun; Wu, Yung-Chun; Chiang, Ji-Hong; Hung, Min-Feng; Chang, Chin-Wei; Su, Po-Wen; 交大名義發表; National Chiao Tung University
1-三月-2011Comprehensive Study of Pi-Gate Nanowires Poly-Si TFT Nonvolatile Memory With an HfO2 Charge Trapping LayerChen, Lun-Jyun; Wu, Yung-Chun; Chiang, Ji-Hong; Hung, Min-Feng; Chang, Chin-Wei; Su, Po-Wen; 交大名義發表; National Chiao Tung University
2007Degradation behaviors of trigate nanowires poly-si TFTs with NH3 plasma passivation under hot-carrier stressWu, Yung-Chun; Chang, Ting-Chang; Liu, Po-Tsun; Feng, Li-Wei; 電子工程學系及電子研究所; 光電工程學系; 顯示科技研究所; Department of Electronics Engineering and Institute of Electronics; Department of Photonics; Institute of Display
1-六月-2013Device and Circuit Performance Estimation of Junctionless Bulk FinFETsHan, Ming-Hung; Chang, Chun-Yen; Chen, Hung-Bin; Cheng, Ya-Chi; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2006Electrical enhancement of solid phase crystallized poly-Si thin-film transistors with fluorine ion implantationTu, Chun-Hao; Chang, Ting- Chang; Liu, Po-Tsun; Chen, Chih-Hung; Yang, Che-Yu; Wu, Yung-Chun; Liu, Hsin-Chou; Chang, Li-Ting; Tsai, Chia-Chou; Sze, Simon M.; Chang, Chun-Yen; 電子工程學系及電子研究所; 光電工程學系; 顯示科技研究所; Department of Electronics Engineering and Institute of Electronics; Department of Photonics; Institute of Display
2005Fabrication of pattern-depended metal induced lateral crystallization polysilicon thin film transistors with NH3 plasma passivation effectsChou, Cheng-Wei; Wu, Yung-Chun; Wu, Yuan-Chun; Chang, Ting-Chang; Liu, Po-Tsun; Lou, Jen-Chung; Huang, Wen-Jun; Chang, Chun-Yen; Sze, Simon M.; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
22-七月-2013Fabrication, characterization and simulation of Omega-gate twin poly-Si FinFET nonvolatile memoryYeh, Mu-Shih; Wu, Yung-Chun; Hung, Min-Feng; Liu, Kuan-Cheng; Jhan, Yi-Ruei; Chen, Lun-Chun; Chang, Chun-Yen; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
16-九月-2013High voltage characteristics of junctionless poly-silicon thin film transistorsCheng, Ya-Chi; Wu, Yung-Chun; Chen, Hung-Bin; Han, Ming-Hung; Lu, Nan-Heng; Su, Jun-Ji; Chang, Chun-Yen; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-四月-2012High-Reliability Trigate Poly-Si Channel Flash Memory Cell With Si-Nanocrystal Embedded Charge-Trapping LayerChen, Hung-Bin; Wu, Yung-Chun; Chen, Lun-Chun; Chiang, Ji-Hong; Yang, Chao-Kan; Chang, Chun-Yen; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2016A Highly Scalable Poly-Si Junctionless FETs Featuring a Novel Multi-Stacking Hybrid P/N Layer and Vertical Gate with Very High Ion/Ioff for 3D Stacked ICsCheng, Ya-Chi; Chen, Hung-Bin; Chang, Chun-Yen; Cheng, Chun-Hu; Shih, Yi-Jia; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-三月-2007Improved performance of F-ions-implanted poly-Si thin-film transistors using solid phase crystallization and excimer laser crystallizationTu, Chun-Hao; Chang, Ting-Chang; Liu, Po-Tsun; Yang, Che-Yu; Feng, Li-Wei; Tsai, Chia-Chou; Chang, Li-Ting; Wu, Yung-Chun; Sze, Simon M.; Chang, Chun-Yen; 電子工程學系及電子研究所; 光電工程學系; 顯示科技研究所; Department of Electronics Engineering and Institute of Electronics; Department of Photonics; Institute of Display
1-一月-2019Low-Voltage Programmable Gate-All-Around (GAA) Nanosheet TFT Nonvolatile Memory Using Band-to-Band Tunneling Induced Hot Electron (BBHE) MethodChen, Lun-Chun; Chen, Hung-Bin; Chang, Yu-Shuo; Lin, Shih-Han; Han, Ming-Hung; Wu, Jia-Jiun; Yeh, Mu-Shin; Lin, Yu-Ru; Wu, Yung-Chun; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
顯示 1 到 20 筆資料，總共 35 筆  下一頁 >