標題: A fully integrated spread spectrum clock generator using two-point delta-sigma modulation
作者: Hsieh, Yi-Bin
Kao, Yao-Huang
傳播研究所
Institute of Communication Studies
公開日期: 2007
摘要: A new spread spectrum clock generator (SSCG) using two-point delta-sigma modulation is presented in this paper. Not only the divider is varied, but also the voltage controlled oscillator is modulated. This technique can enhance the modulation bandwidth so that the effect of EMI suppression is improved. In addition, the method of two-path is applied to the loop filter to reduce the capacitance value such that the total integration can be achieved. The proposed SSG has been fabricated in a 0.35um CMOS process. The clock of 400MHz with center spread ratios of 1.25% and 2.5% are verified. The size of chip area is 0.90x0.89 mm(2).
URI: http://hdl.handle.net/11536/7279
http://dx.doi.org/10.1109/ISCAS.2007.378600
ISBN: 978-1-4244-0920-4
ISSN: 0271-4302
DOI: 10.1109/ISCAS.2007.378600
期刊: 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11
起始頁: 2156
結束頁: 2159
顯示於類別:會議論文


文件中的檔案:

  1. 000251608402173.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。