1. You are Here：

Browsing by Author Chen, JE

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 3 to 22 of 29 < previous   next >
Issue DateTitleAuthor(s)
1-Sep-2000A behavior-level fault model for the closed-loop operational amplifierChang, YJ; Lee, CL; Chen, JE; Su, CC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
18-Jul-2002BIST scheme for DAC testingChang, SJ; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2005A cocktail approach on random access scan toward low power and high efficiency testLin, SP; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Nov-1999A compiled-code parallel pattern logic simulator with inertial delay modelHuang, KC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2002An efficient test and diagnosis scheme for the feedback type of analog circuits with minimal added circuitsLin, JW; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1995Factorization of multi-valued logic functionsWang, HM; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1996A fast and sensitive built-in current sensor for IDDQ testingLu, CW; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2001Fault diagnosis for linear analog circuitsLin, JW; Lee, CL; Su, CC; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2000Fault diagnosis for linear analog circuitsLin, JW; Lee, CL; Su, CC; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1997Fault diagnosis of odd-even sorting networksHu, CW; Lee, CL; Wu, WC; Chen, JE; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
2005Finite state machine synthesis for at-speed oscillation testabilityLi, KSM; Lee, CL; Jiang, T; Su, CC; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1997Functional test pattern generation for CMOS operational amplifierChang, SJ; Lee, CL; Chen, JE; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
1-Sep-1997Identification of robust untestable path delay faultsWu, WC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Sep-1997Identifying invalid states for sequential circuit test generationLiang, HC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Sep-1997Identifying invalid states for sequential circuit test generationLiang, HC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1996Invalid state identification for sequential circuit test generationLiang, HC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1998Maximization of power dissipation under random excitation for burn-in testingHuang, KC; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2000A methodology for fault model development for hierarchical linear systemsHuang, YC; Lee, CL; Lin, JW; Chen, JE; Su, CC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2004A new BIST scheme based on a summing-into-timing-signal principle with self calibration for the DACChen, GX; Lee, CL; Chen, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1998A new IDDQ testing scheme employing charge storage BICS circuit for deep submicron CMOS ULSILu, CW; Lee, CL; Chen, JE; Su, CC; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
Showing results 3 to 22 of 29 < previous   next >